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fer to a load with an electrical isolation, a zero-voltage 
and a zero-current switching, a transformer core reset-
ting mechanism, and component stresses identical to 
those in the conventional boost converters. The power 
converter contains two switching devices, a main one 
connected in parallel and a secondary one connected in 
series with a transformer primary winding. A secondary 
winding of the transformer is connected through an 
output rectifier to the load. Zero-voltage switching and 
proper transformer-core resetting are achieved from the 
resonance that exists between the parasitic capacitance 
of the secondary switching device and the magnetiza-
tion inductance of the transformer. A transformer leak-
age inductance facilitates zero-current switching; thus, 
reducing the recovery time and current in the output 
rectifier, and the turn-on switching loss in the conven-
tional main switching device. The switching converter 
contains a lossless clamping circuit, to limit the voltage 
stresses across both of the power switching devices to 
the reflected output voltage appearing across the pri-
mary. 
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transformer windings, i.e. one for a primary side and 
another for a secondary side. POWER CONVERTER POSSESSING 
ZERO-VOLTAGE SWITCHING AND OUTPUT 
ISOLATION 
BACKGROUND OF THE INVENTION 
A main switching device is connected through a 
choke in parallel with the return terminal of the line 
5 voltage and one terminal of the transformer primary 
winding. An additional secondary switching device is 
This invention relates to power systems and more connected in series with the other terminal of the trans-
particularly to DC-DC switching power converters former winding. The secondary side of the transformer 
having reduced power consumption. is connected through an output rectifier to the load. 
Due to the widespread use of switchmode power 10 A proposed auxiliary circuit is described that consists 
supplies, utility AC power systems have to deliver of the additional active switching device in series with 
power to an increasing number of non-linear loads. the primary winding of the transformer. By adding this 
These non-linear loads create significant electromag- auxiliary circuit across the main switching device in the 
netic interference in the harmonic currents drawn from conventional boost converter and moving the rectifier 
the utility power buses. In addition to the unnecessary 15 to the secondary winding of the transformer, a modified 
losses in power transmission due to the presence of boost converter is accomplished to provide step-up or 
these harmonic currents, the utility systems are polluted down output voltage while achieving electrical isola-
since conductive and radiated electromagnetic interfer- tion between the line and the output. 
ence can propagate and degrade the performance of The additional active switch has parasitic capacitance 
other sensitive electronic equipments or appliances 20 which connects in series with the magnetization induc-
sharing the same power bus. tance of the primary winding. Due to the presence of 
Conventional approaches use passive line filters to parasitic capacitance across the additional active switch 
attenuate these interferences. These approaches are no and magnetization inductance of the transformer pri-
longer effective because bulky components are needed mary winding, resonance occurs within the tum-off 
to absorb the harmonic currents and the fundamental 25 interval of the switch, thus facilitating zero-voltage 
component of the currents still have higher RMS value switching. In addition, the tum-on loss of the main 
than necessary. . . . switching device is minimized due to the presence of 
The preferred remedy for attenuating interference is th leaka · d tan f th t ti hi h all 
active power factor correction in which switchmode e . ge_ in uc ce ? . e rans orme~ w . c ows 
converter topologies are utilized. A boost converter is 30 ~ft switching by providing a s~ooth di".ers?on of the 
the best topology for this application because it can be inp~t ch?ke current from the pnmary wmdin~ to the 
operated to draw continuous current with much less mam switch: As a consequen~e, the recovery t~e and 
harmonics, resulting in ease of line-filtering. the ~urrent in the output rect~er. are red~c~d ~ithout 
In the conventional boost converter topology, power slowin~ do~n ~e turn-:an switching trans1t10n trme of 
transfer to the load is accomplished without electrical 35 the mam s~1tching device. . 
isolation from line to output since its output rectifier is The switches ar~ controlled wit~ complementary 
a passive switch which cannot prevent a transformer pulses that are pro~1ded at ~ dut~ ratio of greater than 
inserted between the rectifier output and load circuit 50% so as to p~oVIde sufficient trme to reset ~he trans-
from saturating. The lack of electrical isolation makes it former core. Su~ce the transformer turn rat10 can be 
impossible to achieve a step-down output voltage in the 40 selected to provide step-up or. step-down output .volt-
single stage of power conversion. ~ge, the out~ut ~oltage re.gulat10n ~ be accomplished 
Another type of boost converter configurations is the 111 most applications despite the restncted range of the 
push-pull configuration. In the push-pull converter con- operating duty ratio. 
figurations, such as the converter described in U.S. Pat. The switching devices in the converter are controlled 
No. 4,885,675, an isolation transformer is required to 45 by pulses having a duty ratio of greater than 0.5 so that 
have two windings at the primary side and full-wave the voltage stresses on the switching devices are limited 
rectification at the secondary side so as to operate the to the reflected output voltage across the primary wind-
transformer symmetrically without core saturation. ing. 
However, the voltage stresses on the push-pull switch- The operational range of the duty ratio can be ex-
ing devices are twice the reflected output voltage at 50 tended by providing a faster core-reset mechanism 
either side of the primary windings. Consequently, the which requires an auxiliary transformer winding having 
push-pull boost converter will sacrifice more costly a fewer number of turns than the secondary winding. 
switching devices in order to achieve the same conduc- However, the circuit will sacrifice higher voltage stress 
tion losses yielded from the conventional boost con- on the switching device that is connected in series with 
verter. For example, a push-pull boost converter with 55 the primary winding while the voltage stress on the 
nearly unity power factor used in a 200 volt AC system main switch remains unchanged. 
will require active switching devices having as high as 
1000 volt breakdown voltage. The on-resistance of such 
switching devices is significantly high, causing more 
conduction losses. 60 
SUMMARY OF THE INVENTION 
This invention uses a modified single-ended boost 
converter circuit which is suitable for current shaping 
and EMI reduction applications due to its continuous 65 
input current. The inventive converter provides a step-
up or step-down output voltage and provides electrical 
isolation using a transformer which requires only two 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of an ideal boost power 
converter circuit providing isolation and zero-voltage 
switching; 
FIG. 2 are diagrams of waveforms of input choke 
current (ig) and voltage drop across S1 of the circuit 
shown in FIG. 1; 
FIG. 3 are diagrams of waveforms of input choke 
current (ig), reflected load current (io;n), magnetization 
current (iLm) and voltage across S2 (v.si) of the circuit 
shown in FIG. 1; 
3 
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FIG. 4 is normalized trajectory of magnetization 
current and capacitor voltage of the circuit shown in 
FIG.1; 
4 
v101 to enable MOSFETS M1 and disable MOSFET M2 
or vice versa. Inductance Lm and capacitor C form a 
series resonant circuit to permit switch S2 to be turned 
on and off when the voltage vS2 across switch S2 is zero FIG. 5 are characteristics of ideal ZVS boost con-
verter of the circuit shown in FIG. 1; 5 volts. 
FIG. 6 is a schematic diagram of another proposed 
power converter circuit with zero voltage switching, 
near-lossless clamping circuit and output voltage isola-
tion; 
FIG. 7 is a diagram of a waveform for ii.m and Ve of 10 
the circuit shown in FIG. 6; 
FIG. 8 is a state plane diagram of km vs. Ve for inL-
max> 1 of the circuit shown in FIG. 6; 
FIG. 9 is a schematic diagram of another proposed 
circuit with isolation and extended operational duty 15 
ratio; 
FIG. 10 are graphs displaying characteristic of Dmin 
vs. fns for n= 1.0, 0. 75, 0.5, 0.25 of the circuit shown in 
FIG.9; 
FIG. 11 are diagrams of simulation results for Vs2, ig 20 
and iLm for duty ratio 0.5 of the circuit shown in FIG. 
9; 
FIG. 12 are diagrams of simulation results for vs1 and 
VS2 for duty ratio 0.5 of the circuit shown in FIG. 9; 
FIG. 13 are diagrams of simulation results for ig and 25 
VS2 for duty ratio 0.5 of the circuit shown in FIG. 
FIG. 14 are diagrams of simulation results for ig and 
VS2 for duty ratio 0.9 of the circuit shown in FIG. 9; 
FIG. 15 are diagrams of simulation results for vsi, 
VS2and vofor duty ratio 0.9 of the circuit shown in FIG. 30 
9; 
FIG. 16 are diagrams of simulation results for ILm and 
VS2 for duty ratio 0.9 of the circuit shown in FIG. 
FIG. 17 are diagrams of preliminary results from the 
PSPICE simulation of the circuit shown in FIG. 6; 3S 
FIG. 18 are diagrams of experimental waveforms for 
primary current i and VS2 of the circuit shown in FIG. 
6; 
FIG. 19 are diagrams of experimental waveforms for 
input current ig and VS2 of the circuit shown in FIG. 6; 40 
FIG. 20 are diagrams of experimental waveforms for 
the output rectifier current io and VS2 of the circuit 
shown in FIG. 6; and 
FIG. 21 is a block diagram of the active power factor 
correction system using ZVS current-fed converter. 4S 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
An ideal converter possessing zero-voltage switching 
(ZVS) and output isolation is shown in FIG. 1 and 50 
designated as 10. Circuit 10 is connected between line or 
voltage source V g and load Ro. Converter 10 has a 
choke or inductor L connected at an input terminal to 
voltage source V g with the other terminal of the choke 
connected to main switching MOSFET M1. MOSFET SS 
M1 is represented by diode D1 and switch S1. 
MOSFET M1 is connected in parallel with the circuit 
consisting of source V g and the choke L connected in 
series and is connected to a terminal on a primary wind-
ing of transformer T1. MOSFET M1 is represented by 60 
switch S2, capacitor C and diode D1 that are connected 
in series with the primary winding of transformer T1. 
Output transformer T 1 has a magnetizing inductance 
designated as Lm that appears across the primary wind-
ing. Capacitor C is preferably a parasitic junction ca- 65 
pacitance of MOSFET M1. A control circuit 40 is con-
nected to switch MOSFET M1 and MOSFET M1. Con-
trol circuit 40 provides complementary pulses v100 and 
Transformer T 1 has a tum ratio of n: 1 and provides 
electrical isolation and energy transfer from the input 
choke L and the voltage source V g to the output circuit 
or rectifier 42. Circuit 42 consists of diode D3 in series 
with a secondary of terminal T 1 and a filter capacitor C. 
Output circuit 42 is connected in parallel with the sec-
ondary of transformer T 1 to load Ro. The value of the 
reflected output capacitance seen from the primary is 
Co/n2 and is much larger than the resonant capacitor C. 
In FIG. 1, i denotes the transformer primary current 
which has two components, a reflected load current 
(io/n) and a magnetization current iLm- However only 
current iLm contributes linearly to the magnetic flux 
stored in the transformer core. MOSFETS M1 and M1 
are enabled and disabled so that a resonant phenomenon 
occurs in the converter circuit 10 to provide polarity 
reversal of iLm within every switching period. Effec-
tively, this polarity reversal causes the magnetic flux 
density in transformer T1 to reset and to swing within 
the linear region of the transformer core characteristics. 
Assuming that the circuit 10 is operating in steady 
state and in the continuous conduction mode (ig(t)>O at 
all times), waveforms of the converter input choke 
current (ig) and the voltage across switch S1 (vs1) are 
shown in FIG. 2. Referring to FIG. 2, at time to, switch 
S1 is turned on and S2 turned off by circuit 40, causing 
ig to increase linearly intime and vs1 being held at zero 
voltage. At time to+DTs, circuit 40 turns off switch S1 
while switch S2 is turned on a little before time 
to+DTs to keep current ig flowing smoothly through 
the primary winding of transformer T 1 thus avoiding a 
large voltage spike. At time, t0 +DTs, the voltage vs1 
transits from zero to nvo, i.e. the reflected output volt-
age across the primary winding. Voltage vs1 remains at 
nvo until time to+ Ts when circuit 40 again turns on and 
off switch S1 and S2, respectively. Circuit 40 maintains 
a small overlapping on-time between switches S1 and S2 
to ensure current ig maintains its continuity and deter-
ministic slopes during switching transitions of both 
switches S1 and S2. 
In FIG. 3, there is shown a more detailed waveform 
regarding the magnetization and the reflected-load cur-
rents (iLm and io/n) in comparison with the input choke 
current (ig) during converter 10 operation. In addition, 
the waveform of the voltage across switch S2 (desig-
nated as VS2) is shown to remain at zero from time t1 
until switch S2 is turned on at time to+ DTs to achieve 
zero-voltage switching. 
During time to+DTs~t<to+ Ts, the majority of 
current ig contributes to the power transfer from the 
primary to the secondary side of the transformer T 1 
which provides the DC power to the load circuit Ro. A 
small portion of current ig contributes to the magnetic 
energy stored in the transformer core, which is repre-
sented by the magnetization current iLm· During this 
time interval iLm is increasing even though current ig is 
decreasing. Because a majority of current ig causes 
diode D3 to remain forward-biased which results in a 
voltage n Vo appearing across inductance Lm. The mag-
netization current iLm increases linearly from a negative 
value to zero and then to a maximum positive value at 
time to+ Ts. 
5 
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At time to+ Ts (or to), diode D3 is forced to turn-off 
by circuit 40 enabling switch St and disabling S2 result-
ing in current iLm reaching its maximum value desig-
nated as iLm max· From time to+ Ts to time tt + Ts(or to 
to tt), inductor Lm and capacitor C form a resonant 5 
circuit loop due to the conduction of switch St. As can 
be seen from the waveforms shown in FIG. 3, current 
iLm decreases sinusoidally from its positive maximum 
(hm,max) , crosses zero and approaches its negative 
minimum (-hm,max) while voltage across C(vsi) com- 10 
pletes its positive half of a sine wave at time t t +Ts (or 
tt). At time tt +Ts ( o r tt), antiparallel diode D2 across 
capacitor C becomes forward-biased due to the nega-
tive current ( - ILm, max) attempting to charge capacitor 
C in the opposite direction. Assuming that diode D2 is 15 
ideal, the voltage across capacitor C is clamped to zero 
and causing zero voltage drop across inductor Lm. Con-
sequently, current iLm remains at its negative minimum 
( - ILm,max) until switches St and S2 are turned off and 
turned on, respectively, at time to+(l +D)Ts (or 20 
t1=to+DTs). 
From the waveforms of current iLm and voltage vsi 
(or Ve for simplicity) shown in FIG. 3, their normalized 
trajectory 
( iLmZ-O •c ) --versus--nVo nVo 
25 
can be constructed as shown in FIG. 4. The following 30 
quantities are defined for convenience: 
mechanism as well as zero-voltage switching of voltage 
vsi can be achieved successfully without saturating the 
core of transformer Tt. To facilitate the selection of 
switching of switching device S2 with proper voltage 
ratings, one needs to characterize the relative voltage 
stress (V S2,maxlnVo). 
From the current iLm waveform depicted in FIG. 3, 
the change in the magnetization current when switch 
S2 is on from time to+DTs to time to+ Ts is 2ILm,max· 
Therefore, we can write 
ILm,max 
iLm(to + Ts) - iLm(to + DTs) 
2 
t nVo 
- --(t -D)Ts 2 Lm 
(4) 
In terms of normalized quantity, (4) can be rewritten as 
hm,max 1 Zo 
lnLm,max = Zo nVo = T (t - D)Ts Lm 
or 
lnLm,max=Hl-D)T,sroo (5) 
From the state-trajectory shown in FIG. 4, the normal-
ized capacitor voltage of capacitor C, 
•si 
•nc = nVo 
. n:;;;-
zo ='.Jc-
is maximum when current innLm reaches zero. Since the 
35 center of the circular trajectory is at the origin, we have 
the following expression: 
t 
•nC,max = lnLm,max = T (1 - D)Tsroo (6) 
The resonant period T 0 must be properly determined to 40 
ensure that sufficient time is provided to reset the mag- From eq. (2) and <.t>0 =2?Tfo. Eq. (6) can be rewritten as 
netic core in a resonant fashion. From the waveforms of 
current iLm and voltage vsi (or Ve) shown in FIG. 3, 
To 
-2- 45 
is the time spent in resetting current iLm from hm,max to 
-hm, max• Which is equal to one half of the resonant 
period. This resetting time must be less than the time for 50 
turning-on of switch St (DTs). This condition can be 
expressed as 
To 
- 2-;;iDTs 
If we define the normalized switching frequency, 
(1) 
55 
(2) 
"'nS = 
(I - D):r 
VnC,max 
(7) 
From (7), relationship of <.t>ns versus D can be plotted for 
several values ofvnc,maxas shown in FIG. 5. The design 
curves shown in FIG. 5 .aid in finding a maximum <.t>ns 
that will yield the minimum voltage stress VnC,max an 
assigned duty ratio. Alternately, given a duty ratio, 
equations (3) and (6) may be solved to give values of 
Wns and V nC,max that can then be used to calculate the 
values for inductor L and capacitor C. 
Zero-voltage-switching for both switches St and S2 is 
achieved if the increasing rate of the magnetization 
current is faster than the decreasing rate of the input 
choke current igshown in FIG. 1. This can be accom-
plished at either light load conditions or by decreasing fs To 
"'"'=Jo= Ts 60 the magnetization inductance. 
Equation (1) can be rewritten as 
(3) 
65 
Equation (3) is characterized by the lower right triangu-
lar area shown in FIG. 5. If the selected WnSand D pair 
is located within the triangular area, the core-reset 
During the recovery time of the output rectifier 42, 
its recovery current will contribute to the fast increas-
ing of the magnetization current and the slow decreas-
ing of the input choke current through the conducted 
switch S2. When the recovery current vanishes, the 
magnetization current will have already reached its 
positive maximum while the input choke L will have 
reached its negative minimum. 
7 
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the transformer core, the reflected load current has 
been excluded from current i. Hence, the waveform of 
current iLm to be shown will proportionally represent 
the magnetic flux accumulated in the core. Typical 
normalized waveforms of voltage V nC and current iLm 
are shown in FIG. 7. 
Referring to FIG. 7, at time t=tq,, S2 is turned off in a 
very short time after turning on of switch Si, resulting 
in the magnetization current iLm to resonantly decreas-
After the output diode rectifier D3 is in a blocking 
state, the magnetization current will circulate through 
diode D 1 and switch S2. During this time, the magneti-
zation current latches at its positive maximum and the 
input choke L current increases. The diode D1 remains 5 
conductive as long as the magnetization current is 
greater than the input choke current, thus providing 
zero-voltage switching for switch S1. Sacrificing recov-
ery loss, zero-voltage switching is achieved for both 
switches S1 and S2 in this manner. 
Another proposed circuit of the zero-voltage switch-
ing boost converter with isolation is shown in FIG. 6 
and designated generally as circuit 50. Circuit 50 in-
cludes the series combination of the voltage source V g 
and inductor L connected in parallel with MOSFET 15 
M1 to transformer T1 primary winding. Circuit 50 also 
includes the MOSFET M1 connected in series between 
transformer T 1 primary winding and a common termi-
nal of voltage source V g and operates as previously 
described in FIG.1. The secondary of transformer T1 is 20 
connected to output rectifier 42. 
10 ing from ILm max while the input choke current is lin-
early increasing through switch S1. Current iLm charges 
capacitor C and causes vc to resonantly increase. At 
time t=ti, VC26is clamped to the voltage across capaci-
A diode Ds is connected in series with capacitor CB 
across MOSFET M1. A switch S3 is connected in series 
with diode a D4 across the transformer Tl primary with 
a junction intermediate diode D4 and switch S3 con- 25 
nected to a junction intermediate diode Ds and capaci-
tor CB. 
Switches S1 and S2 are operated in a complementary 
fashion by controller 40. Diode D4, switch S3, diode Ds 
and capacitor CB form an almost lossless snubber circuit 30 
that is used to suppress or clamp the switching transient 
voltages across S1 and S2. By selecting a proper value 
for capacitor CB, the current rating of switch S3 can be 
made much smaller as compared to the size and current 
ratings of power switches S1 and S2. 35 
Capacitor C is a parasitic component across the 
switching MOSFET S2 which has'very small capaci-
tance as compared to capacitance of capacitor CB. In-
ductance Lm is the magnetization inductance appearing 
at the transformer T1 primary. Inductance Lm and ca- 40 
pacitor C form a resonant tank circuit which makes 
zero-voltage switching possible. Transformer T1 pro-
vides electrical isolation and energy transfer from the 
input choke L and the voltage source V g to the output 
circuit or rectifier 42 which consists of diode D3, capac- 45 
itor C0 and load resistor Ro. The reflected output capac-
itance Con2 is much larger than snubber the capacitance 
CB. 
In practice, to assure that the input choke L is never 
open circuited, both of the switches S1 and S2 should 50 
have a small amount of overlap in their on-times. When 
S1 is off, S2 and S3 are turned on. The on-state of S2 
allows the energy transfer from the input circuit (L and 
Vg) to the output circuit via transformer T1. Switch S3 
is turned on (within the turn-off interval of S1) by con- 55 
troller to regulate the voltage across the snubber capaci-
tor CB to the reflected output voltage across the pri-
mary winding of transformer T1. When the circuit re-
sponses reach their steady states, the voltage across 
capacitor CB settles at n Vo. 60 
The minimum duty ratio that allows just sufficient 
core-resetting mechanism is determined by the magneti-
zation current iLm and the voltage across S 1 and S2 (V SI 
and Vs2, respectively). From FIG. 6, i denotes the trans-
former primary current which has two components: the 65 
reflected load current io/n .and the magnetization cur-
rent iLm· To analyze the response due to the magnetiza-
tion current that only contributes to the magnetic flux in 
tor CB which is equal to n Vo by the forward bias of 
diode D4. From this time, iLm decreases linearly. 
At time t=t2, current iLm reaches zero and diode D4 
is naturally turned off, resulting in the resonant dis-
charge of capacitor C through the magnetization induc-
tance Lm and S1. During this time, current iLm becomes 
negative. When voltage vc decreases to zero at time 
t=t3, the negative magnetization current will cause 
diode D1 to conduct and current iLm is latched at hm,-
min through diode D1 and switch S 1. Voltage v c remains 
at zero during this time. The sustained conduction of 
diode D1 allows switch S2 to be turned on at zero-volt-
age. Later, switch S1 is turned off at time t=4 while 
switch S2 has just been turned on. From this time, volt-
age across switch Si, vsi, is first clamped to the voltage 
across capacitor CB and then clamped to the reflected 
output voltage nVo. Without capacitor CB and diode 
Ds, vs1 could have high frequency ringing transients 
due to the resonance between the parasitic capacitance 
across switch S1 and the leakage inductance of the 
transformer. 
From time 4 to ts, current iLm linearly increases from 
hm,min to hm max· Within this time interval, switch S3 is 
turned on to discharge the excess voltage across capaci-
tor CB to the output circuit via transformer T1. Thus, 
capacitor CB never has its voltage run away. At time 
t=ts, S1 is turned on to complete one switching cycle. 
To reset the transformer core properly, the circuit 50 
must operate at a duty ratio above some minimum duty 
ratio, Dmin· For the sake of convenience, the voltage is 
normalized vo by n Vo and the current iLm is normalized 
by (nVo)/Zo where Zo=YLm/C. 
The trajectory of the normalized current LnLm versus 
the normalized voltage VnC are depicted in FIG. 8. 
Utilizing the geometry of this trajectory, two cases are 
analyzed to determine the minimum duty ratio Dmin· 
In the case where inLm,max> 1, to operate the trans-
former core without magnetic saturation, the average 
voltage across the transformer primary winding must be 
zero over a switching period. Mathematically, this con-
straint may be written as, 
1 [J ts · J ts J 
-y vs1dt - vcdt = vs1 - vc = 0 
s to to 
(8) 
where vs1 is the voltage across switch S1, vc is the 
voltage across switch S2 and capacitor C(see FIG. 6) 
and the over-bar denotes average value of the variables. 
Since the average voltage over a switching period 
across an inductor is zero, the volt-second balance 
across the input choke L yields 
Vs1=(l-D) nVo (9) 
9 
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Utilizing the waveforms shown in FIG. 7 and the state 
plane trajectory in FIG. 8, it can be shown that 
10 
terminal of capacitor CB is connected to the junction of 
capacitor CA and switch S3. Output rectifier circuit 82 is 
connected to the secondary of transformer T1. Rectifier 
circuit 82 includes diodes D1 and Ds connected in a full 
CllOTsDmin =sin-I ( Cll()T.s{i _ iDmin) - i )+ cio) 5 wave rectifier configuration with capacitor C0 and load Ro. The full wave rectification requires a tapped sec-
ondary winding of transformer T1. The main power 
transfer is accomplished by the conduction of diode 07. 
\J (CllOT.s{i _ Dm;n) _ i)2 _ i + ..ll:.. Modified circuit 80 utilizes a transformer T1 having 
2 10 an auxiliary winding NA having a fewer number of turns 
for Ins < 2'1T/(2 + 'IT) 
Equation (10) is derived from the following relations: 
When inLm,max approaches unity, the following limit-
ing values are obtained 15 
(ii) 
Jim D lim lnS .,,. d 
min=. - 2 - =~,an 
than the secondary winding Ns. As a result the turn 
ratio NA:Ns=ni:n2is less than unity to extend the mini-
mum operational duty ratio below 0.5. Note that ni is 
the turn ratio from the primary to the secondary wind-
ing, and n1 is the turn ratio from the primary to the 
auxiliary winding. Switches S6 and S2 are controlled 
with complementary driving signals and, in practice, 
should not have an overlap on-time between them. 
inL,mox -i lnL,max -i 
f, - --1E,_ I ns - 2 + 'IT inL,max--1 
The following expressions are derived: 
However, to achieve zero-voltage switching across 
20 switch S2, S6 must be turned off at least To/4 seconds 
before S2 turns on, where T 0 is the resonant period 
forming by Lm and C. Switches S2 and Si are also driven 
by complementary signals but they should have over-
lapping conduction times. Switch S6 limits the voltage 
25 across capacitor CB such that it does not deviate from 
(n2Vo-niVo) while switch S3 limits the voltage level 
across capacitor CA not exceeding above ni Vo volts. As 
usual, capacitors CB and CA are assumed to be much 
larger than capacitance C, the parasitic capacitance of 
tol + t12 + t23 
Dmin = Ts 
inLmox - inLmin = inLmax + i = WoT,(i - Dmin) 
sin_, ___ i_ 
lnLmax 
30 S2. We can calculate the minimum duty ratio Dmin. 
given by the following equation for inL,max> 1: 
to1=--Cll()---
inLmax 
lJ2 = ~ COSCll()toJ 
35 CllOTsDmin = sin- 1 [ nl 1 J+ 
-;;i- woT.s{l - Dm;nJ - I 
(13) 
where fns=2?T/(l)(}Ts. 
In the case where inLm,max < 1, the trajectory of volt-
age Vncand current inLm is shown in FIG. 4. Using the 
geometry of this trajectory, the minimum duty ratio can 
40 
be expressed as 45 
to1 To Ins 
Dmin =TS= 2Ts = -2- (i2) 
for fns>2?T/(2+?T). Expressions for Dmin given by (10) 50 
and (12) are plotted versus the normalized switching 
frequency in FIG. 10 where the top line denotes our 
case (n=l). 
FIG. 9 shows another modified version of the basic 
converter circuit that was introduced in FIG. 6 and is 55 
designated as 80. Circuit 80 includes inductor L con-
nected in parallel with MOSFET Mi to transformer T1. 
Circuit 80 also includes MOSFET Mz connected in 
series between the primary winding of transformer T 2 
and the common terminal of voltage source V g· MOS- 60 
FET Mi and MOSFET M1 are represented by compo-
nents as previously described in FIG. 1. 
Diode Ds, connected in parallel with switch S3, rep-
resents a MOSFET M3 connected in series with a ca-
pacitor CA across MOSFET Mi. The parallel combina- 65 
tion of switch S6 and diode D6. representing MOSFET 
M6. is connected from one terminal ·of the primary 
winding of transformer T1 to a capacitor CB. The other 
and for iL,max< 1 
Ins 2 
Dmin = - 2-, for Ins> ----=-2~--
'IT(n1/n2) + 1 
(14) 
where inL=iLZo/(n1Vo) and Vnc=vd(niVo). Using 
the expressions given by (13) and (14), we can plot the 
characteristic curves for Dmin versus fns. FIG. 10 shows 
these characteristics for n,= 1.0, 0.75, 0.5, 0.25, where 
n=n1/n2. 
The converter shown in FIG. 1 was simulated at the 
duty ratio of 0.5 and 0.9 respectively. The following 
component values were used in the simulation: 
Input voltage, Vg=160 V 
Input choke, L=lOO uH 
Parasitic capacitance, C=800 pF 
Transformer turns ratio, np:ns= 1:1 
Transformer magnetization inductance, Lm = 1 mH 
Load resistance, Ro= 160 ohm 
Output filter capacitance, C0 = 100 uF 
Switching frequency, fs= 100 kHz 
5,434,767 
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FIGS. 11, 12and13 show the simulation results of the 
converter responses for the duty ratio of 0.5. FIG. 11 
provides the voltage across switch S2 (vsi), the input 
choke and the magnetization currents (ig and iLm)· The 
figure indicates that the converter is operated in the 5 
continuous conduction mode. 
In FIG. 12, there is shown the voltages across 
switches St and S2 (vs1 and vsi). In this figure, voltage 
vs1 and vsi have the overlap on-time which can be 
observed from the overlapping time-intervals of zero 10 
voltage of the both switches. Additionally , zero volt-
age switching of switch S2 can be verified from this 
figure. 
In FIG. 13 there is shown a more detailed waveform 
of the magnetization current (iLm) with voltage vsi as 15 
the reference waveform. Current iLm swings between 
- 800 and 800 mA and the shape of its waveform is in 
agreement with the theoretical waveform. The steady-
state output voltage , which is not shown here, settles at 
320.6 volts as expected. 20 
In FIGS. 14, 15 and 16 there is shown the simulation 
results of the converter responses for the duty ratio of 
0.9. FIG. 14 gives the waveforms of vsi and ig. The 
average current for ig is approximately 115 amps. 
In FIG. 15 there is shown voltage vs1 and vsi. Again, 25 
the zero-voltage switching of switch S2 is confirmed 
when vsi has its zero voltage before S2 is turned on (or 
S1 is turned off). 
Finally, in FIG. 16 there is shown current iLm and 
voltage vsi. Similarly, current iLm swings between 30 
- 800 and 800 mA and has its waveform very close to 
the ideal waveform predicted from the theory. 
A computer simulation of the circuit shown in FIG. 6 
was carried out at 1 kW output load to demonstrate the 
zero-voltage switching capability of the converter. The 35 
following are the component values used in the simula-
tion. 
Input voltage, V q= 160 V 
case, the voltage across switch S2 is below the voltage 
across capacitor CB because the normalized magnetiza-
tion current is less than unity. This case occurs only at 
light load conditions. When switch S2 is turned off, the 
voltage across it increases sinusoidally to its peak and 
then decreases to zero. At the same time, the magnetiza-
tion current decreases from its peak to zero and be-
comes negative. Once the voltage across switch S2 
reaches zero and the magnetization current is negative, 
the body diode across switch S2 is turned on and latches 
the current from time t1 to ti. In FIG. 19 there is shown 
the input choke current and the voltage across switch 
S2. In light load conditions the input choke current can 
decrease from its positive peak down to zero and be-
come negative. The negative portion of the input choke 
current occurs due to the recovery current of the out-
put rectifier that is reflected to the primary. 
The current through the output rectifier is shown in 
FIG. 20. Notice that the magnetization current has also 
built up to some positive value when the output rectifier 
is in transition from the reverse recover to its blocking 
state. The positive magnetizing current will cause diode 
D1 across switch St to naturally conduct, allowing the 
input choke current to build up linearly even though 
switch S1 is not turned on. Since the input choke current 
is less than the magnetization current (latched due to 
conduction of diode Dt and switch S2), the conduction 
of diode D1 will be sustained and overlap with the con-
duction of switch S1. Thus, the duration of current 
increasing is longer than the duration of the on-time of 
switch S1. As a result, the recovery duration of the 
output rectifier becom~s beneficial because zero-volt-
age-switching is established across switch St before it is 
turned on. Finally, the converter can fully operate with 
zero-voltage-switching for both switches St and S2 as 
described previously. 
In FIG. 21 there is shown a system block diagram 
incorporating the converter circuit 50 shown in FIG. 6. Input choke, L= 100 µH 
Parasitic capacitance, C=800 pF 
Snubber capacitance, CB=0.1 µF 
Transformer turns ratio, np: ns= 1:1 
Transformer coupling coefficient, kp=0.999999 
Transformer primary leakage inductance, Ltp= 1 µH 
40 In circuit 50, switches S1, S2 and S3 being MOSFETS 
are enabled by switching processing circuit 112 at the 
time intervals previously discussed. The input voltage 
of the converter is the rectified sine wave vg(t) obtained 
Transformer magnetizing inductance, Lm= 1 mH 45 
Load resistance, Ro= 160 il 
Output filter capacitance, C0 = 10 µF 
Duty ratio, D=0.6 
Switching frequency, fs= 100 kHz 
In FIG. 17 there is shown the preliminary simulation 50 
results of the voltage across snubber capacitor CB(VCB 
in the lower plot) and the voltages across switches St 
and S2 (vs1 and V S2 in the upper plot, respectively). The 
voltage across capacitor CB(VCB) is observed to remain 
at a level around the reflected output voltage. The volt- 55 
age across switch S2 (the added switch), V si, reaches 
and remains at zero voltage before switch S2 is turned 
on. Thus, the zero-voltage turn-on is achieved. The 
voltage across switches St and S2 aid in verifying that 
the switches are never turned off simultaneously. When 60 
switch St is turned off, switch S2 is already on and the 
voltage across switch S1 is clamped to voltage VCB· This 
confirms that the voltage stresses of the switches are 
limited to the reflected output voltage. 
Preliminary results from the experimental setup at 65 
very light loads are shown in FIGS. 18, 19, and 20. FIG. 
18 shows the current through the primary winding of 
the transformer and the voltage across switch S2. In this 
from the output of the full-bridge rectifier 110 con-
nected to an ac source. The ac input of the full-bridge 
rectifier 110 can be the utility bus voltage having the 
frequency of 60 or 50 Hz. 
The output of rectifier 110 is fed to circuit 50 to pro-
duce output voltage V 0. The output voltage V 0 of cir-
cuit 50 is scaled down through circuit Ks and impe-
dance Zt and compared to the reference voltage V REF· 
The comparison difference is amplified and low pass 
filtered with amplifier 117 to yield the voltage error 
VEA which has its steady DC voltage superimposed 
with the negligible ac component in the steady state. 
The voltage error VEA is modulated in device 118 by 
the rectified sine wave sampled from the pulsating input 
Vsin(t)= V g(t). The modulation output becomes the 
controlled current (IMuL) which is proportional to the 
product of V sin and VEA· The product (Rs+ Rc)XIMUL is 
used as the dynamic reference waveform of which the 
sinusoidal envelope is tracked by the scaled input cur-
rent R 5Xig using the average-current mode controller 
120. The averaged tracking error Vee. the output of the 
controller 120, is fed to the pulse-width modulator cir-
cuit 122 which delivers the PWM switching signal as 
the output to circuit 112. Circuit 112 responds to the 
PWM switching signal to control the on and off time 
13 
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intervals of switches S1, S2 and S3, as previously de-
scribed. 
In the active power factor correction (APFC) mode 
using the conventional boost converter, a PWM (pulse 
width modulation) signal can be used to control the 5 
main power switch directly. In this application of the 
proposed converter, switching signal processing circuit 
112 is needed additionally to provide three switching 
voltages, Vgst. vgs2and Vgs3which are used to control the 
MOSFETS Mi. M1 and M3 respectively. The switching 10 
voltages v gsl and v gs2 are almost complementary with 
some small overlapping on-time and no overlapping 
off-time. The switching voltages vgs1 and Vgs3 are also 
almost complementary with sufficient overlapping off-
time and no overlapping on-time. 15 
The PWM signal is designed to have the minimum 
duty ratio of 0.55 and the maximum duty ratio of 0.95. 
The limited range of the operating duty ratio will pro-
vide the satisfactory system performance and the effec-
tive core-reset mechanism within the transformer T1. 20 
In addition, the switching signal processing circuit 
should be capable of shutting down all the switching 
signals (V gs!. V gs2 and V gs3) to zero voltage in the event 
that the PWM input signal disappears. This automatic 
shut-down mechanism will ensure that none of the 25 
power MOSFETS is latched-on during the absence of 
the PWM signal. Since the voltage loop-gain bandwidth 
of the APFC system is dependent very much on the 
mean-square of the rectified input voltage, vg(t), the 
feed forward of the quantity proportional to the inverse 30 
of the mean-square of vg(t) is used to reduce the varia-
tion of the loop gain bandwidth within a certain range 
of the ac input amplitude. Therefore, the controlled 
current IMUL driven by the multiplier circuit 120 can be 
written as 35 
lMUL(t) 
where k=0.0031936 is used in the simulation. 
The average-current mode controller amplifies the 
actual tracking error V;e and provides the frequency 
compensated tracking error Vee as the output. The 
40 
transfer function V ee(S)/V;e(S) is 45 
v..(s) Z1f(s) 
v;,1..s) = 'RJ + 1 where 
50 
where the constants wz, cup. and k1 are given by, 55 
Wz=21739.13 rad/sec 
cup=438405.8 rad/sec 
k1=2.42X 10-9 
The DC output voltage is scaled down by a factor of 
Ks=0.012582 and is low-pass filtered by the voltage 60 
comparator of which the transfer function is given by 
where, 
KLP=S.9747 
vea(.s) KLP 
voJ.s) = _s_ + 1 
"'JIJ 65 
14 
cupo=252.7806 rad/sec 
This concludes the description of the preferred em-
bodiments. A reading by those skilled in the art will 
bring to mind various changes without departing from 
the spirit and scope of the invention. It is intended, 
however, that the invention only be limited by the fol-
lowing appended claims. 
What is claimed is: 
1. A power converter circuit for converting a voltage 
level across a power and a common terminal of a volt-
age source to a different voltage level when supplying a 
load, the circuit comprising: 
an input choke having an input and an output termi-
nal, said input terminal being connected to the 
power terminal of the voltage source; 
a main switching means comprising a first switch and 
a parallel connected diode between the output 
terminal of the choke and the common terminal for 
selectively establishing a current through said 
choke from said voltage source; 
a transformer having a primary and a secondary 
winding, said primary winding having a first and a 
second input terminal, said first input terminal 
being connected to said output terminal of said 
choke; 
a secondary switching means connected between the 
second input terminal of the transformer and the 
common terminal for selectively establishing a 
current through said transformer primary winding, 
said secondary switching means comprising a par-
allel combination of a capacitor, a diode and a 
second switch connected between said second 
input terminal and the common terminal; 
a diode connected in series between said transformer 
secondary winding and the load; 
an output capacitor connected in parallel with said 
load; and 
means for complementarily enabling and disabling 
said main and said secondary switching means to 
control current through the transformer primary 
winding. 
2. The power converter circuit as recited in claim 1 
further comprising: 
a second diode connected in series with a second 
capacitor across the output terminal of the input 
choke and the common terminal of the voltage 
source, said second diode and second capacitor 
forming a main junction therebetween; 
a third diode coupled between the main junction and 
the second input terminal of the primary winding; 
and 
a third switching means connected between the junc-
tion and the output terminal of the input choke for 
suppressing any transient voltages across the main 
and secondary switching means when current is 
varied through the transformer. 
3. The power converter as recited in claim 2 further 
comprising: 
means for comparing an output voltage across the 
load with a reference voltage to produce a voltage 
error voltage; 
means for modulating the error voltage with the 
voltage source to produce a tracking error voltage; 
and 
means for enabling and disabling the main and sec-
ondary switching means in response to the tracking 
error voltage. 
15 
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4. The power converter circuit as recited in claim 2 
further comprising means for enabling and disabling the 
third switching means to regulate the voltage across the 
second capacitor to a reflected output voltage across 
the primary winding input terminals. 5 
5. The power converter circuit as recited in claim 4 
further comprising: 
a third capacitor connected between said third diode 
and said main junction; and 
a fourth switching means connected in parallel with 10 
said third diode for limiting the voltage across the 
second capacitor to be within a predetermined 
range. 
6. The power converter circuit as recited in claim 5 
wherein said third switching means limits the maximum 15 
voltage level across the second capacitor to a predeter-
mined level. 
7. A power converter for providing a regulated DC 
output from an unregulated DC voltage source, the 
voltage source having a pair of output terminals of 20 
relatively positive and negative polarity, the power 
converter comprising: 
an input choke having an input terminal and an out-
put terminal, said input terminal being coupled to 
one of the pair of output terminals of the voltage 25 
source; 
a first switching means coupled in circuit between 
said output terminal of said choke and another of 
the pair of output terminals of the voltage source; 
a single-ended transformer having a primary winding 30 
and a secondary winding, each of said primary and 
secondary windings having first and second end 
terminals, a first end terminal of said primary wind-
ing being coupled to said output terminal of said 
choke; 35 
a second switching means coupled in circuit between 
said another of the pair of output terminals of the 
40 
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voltage source and a second end terminal of said 
transformer primary winding; 
an output rectifier means coupled to said end termi-
nals of said secondary winding for providing a 
rectified DC output; and 
control means coupled to each of said first and second 
switching means and operative to selectively gate 
each of said switching means into and out of con-
duction so as to establish an alternating magnetiza-
tion current in said transformer primary winding. 
8. The power converter as recited in claim 7 wherein 
said enabling means enables and disables the second 
switching means when a voltage level across said sec-
ond switching means is about zero volts. 
9. The power converter of claim 7 wherein said sec-
ond switching means comprises a semiconductor 
switching device having a parasitic junction capaci-
tance and wherein said capacitance forms a series reso-
nant circuit with a magnetizing inductance of said trans-
former primary winding to permit said second switch-
ing means to transition between on and off states under 
zero voltage switching conditions. 
10. The power converter of claim 7 and including: 
a first diode; 
a capacitor connected in series with said first diode, 
said capacitor and diode in series being connected 
in parallel circuit with said first switching means; 
a third switching means connected in parallel circuit 
with said first diode; 
a second diode connected between said second end 
terminal of said primary transformer winding and a 
junction intermediate said first diode and capacitor; 
and 
means for controlling said third switching means to 
suppress switching transients on said first and sec-
ond switching means. 
* * * * * 
